Combining variable latency pipeline with instruction reuse for execution latency reduction

Toshinori Sato, Itsujiro Arita. Combining variable latency pipeline with instruction reuse for execution latency reduction. Systems and Computers in Japan, 34(12):11-21, 2003. [doi]

Authors

Toshinori Sato

This author has not been identified. Look up 'Toshinori Sato' in Google

Itsujiro Arita

This author has not been identified. Look up 'Itsujiro Arita' in Google