Combining variable latency pipeline with instruction reuse for execution latency reduction

Toshinori Sato, Itsujiro Arita. Combining variable latency pipeline with instruction reuse for execution latency reduction. Systems and Computers in Japan, 34(12):11-21, 2003. [doi]

Bibliographies