An efficient method of applying hot-carrier reliability simulation to logic design

Hisuko Sato, Mariko Ohtsuka, Kazumasa Yanagisawa, Peter M. Lee. An efficient method of applying hot-carrier reliability simulation to logic design. In Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, CICC 2001, San Diego, CA, USA, May 6-9, 2001. pages 267-270, IEEE, 2001. [doi]

Authors

Hisuko Sato

This author has not been identified. Look up 'Hisuko Sato' in Google

Mariko Ohtsuka

This author has not been identified. Look up 'Mariko Ohtsuka' in Google

Kazumasa Yanagisawa

This author has not been identified. Look up 'Kazumasa Yanagisawa' in Google

Peter M. Lee

This author has not been identified. Look up 'Peter M. Lee' in Google