A static and dynamic energy reduction technique for I-cache and BTB in embedded processors

Hidenori Sato, Toshinori Sato. A static and dynamic energy reduction technique for I-cache and BTB in embedded processors. In Masaharu Imai, editor, Proceedings of the 2004 Conference on Asia South Pacific Design Automation: Electronic Design and Solution Fair 2004, Yokohama, Japan, January 27-30, 2004. pages 830-833, IEEE, 2004. [doi]

Abstract

Abstract is missing.