Two Graph Based Circuit Simulator for PDE-Electrical Analogy

Yogesh Dilip Save, H. Narayanan, Sachin B. Patkar. Two Graph Based Circuit Simulator for PDE-Electrical Analogy. In Vishwani D. Agrawal, Srimat T. Chakradhar, editors, 25th International Conference on VLSI Design, VLSID 2012, Hyderabad, India, January 7-11, 2012. pages 400-405, IEEE, 2012. [doi]

Authors

Yogesh Dilip Save

This author has not been identified. Look up 'Yogesh Dilip Save' in Google

H. Narayanan

This author has not been identified. Look up 'H. Narayanan' in Google

Sachin B. Patkar

This author has not been identified. Look up 'Sachin B. Patkar' in Google