Measuring and modeling FPGA clock variability - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

N. Pete Sedcole, Justin S. Wong, Peter Y. K. Cheung. Measuring and modeling FPGA clock variability. In Mike Hutton, Paul Chow, editors, Proceedings of the ACM/SIGDA 16th International Symposium on Field Programmable Gate Arrays, FPGA 2008, Monterey, California, USA, February 24-26, 2008. pages 258, ACM, 2008. [doi]

This author has not been identified. Look up 'N. Pete Sedcole' in GoogleThis author has not been identified. Look up 'Justin S. Wong' in GoogleThis author has not been identified. Look up 'Peter Y. K. Cheung' in Google

runs on WebDSL