Measuring and modeling FPGA clock variability

N. Pete Sedcole, Justin S. Wong, Peter Y. K. Cheung. Measuring and modeling FPGA clock variability. In Mike Hutton, Paul Chow, editors, Proceedings of the ACM/SIGDA 16th International Symposium on Field Programmable Gate Arrays, FPGA 2008, Monterey, California, USA, February 24-26, 2008. pages 258, ACM, 2008. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.