Modelling and compensating for clock skew variability in FPGAs

N. Pete Sedcole, Justin S. Wong, Peter Y. K. Cheung. Modelling and compensating for clock skew variability in FPGAs. In Tarek A. El-Ghazawi, Yao-Wen Chang, Juinn-Dar Huang, Proshanta Saha, editors, 2008 International Conference on Field-Programmable Technology, FPT 2008, Taipei, Taiwan, December 7-10, 2008. pages 217-224, IEEE, 2008. [doi]

Authors

N. Pete Sedcole

This author has not been identified. Look up 'N. Pete Sedcole' in Google

Justin S. Wong

This author has not been identified. Look up 'Justin S. Wong' in Google

Peter Y. K. Cheung

This author has not been identified. Look up 'Peter Y. K. Cheung' in Google