Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs

Anuja Sehgal, Krishnendu Chakrabarty. Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs. IEEE Transactions on Computers, 56(1):120-133, 2007. [doi]

Authors

Anuja Sehgal

This author has not been identified. Look up 'Anuja Sehgal' in Google

Krishnendu Chakrabarty

This author has not been identified. Look up 'Krishnendu Chakrabarty' in Google