Off-chip test architecture for improving multi-site testing efficiency using tri-state decoder and 3V-level encoder

Sungyoul Seo, Hyeonchan Lim, Soyeon Kang, Sungho Kang. Off-chip test architecture for improving multi-site testing efficiency using tri-state decoder and 3V-level encoder. In 18th International Symposium on Quality Electronic Design, ISQED 2017, Santa Clara, CA, USA, March 14-15, 2017. pages 191-195, IEEE, 2017. [doi]

Authors

Sungyoul Seo

This author has not been identified. Look up 'Sungyoul Seo' in Google

Hyeonchan Lim

This author has not been identified. Look up 'Hyeonchan Lim' in Google

Soyeon Kang

This author has not been identified. Look up 'Soyeon Kang' in Google

Sungho Kang

This author has not been identified. Look up 'Sungho Kang' in Google