High speed and efficient area optimal ate pairing processor implementation over BN and BLS12 curves on FPGA - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Anissa Sghaier, Zeghid Medien, Loubna Ghammam, Sylvain Duquesne, Mohsen Machhout, Hassan Yousif Ahmed. High speed and efficient area optimal ate pairing processor implementation over BN and BLS12 curves on FPGA. Microprocessors and Microsystems, 61:227-241, 2018. [doi]

This author has not been identified. Look up 'Anissa Sghaier' in GoogleThis author has not been identified. Look up 'Zeghid Medien' in GoogleThis author has not been identified. Look up 'Loubna Ghammam' in GoogleThis author has not been identified. Look up 'Sylvain Duquesne' in GoogleThis author has not been identified. Look up 'Mohsen Machhout' in GoogleThis author has not been identified. Look up 'Hassan Yousif Ahmed' in Google

runs on WebDSL