High speed and efficient area optimal ate pairing processor implementation over BN and BLS12 curves on FPGA

Anissa Sghaier, Zeghid Medien, Loubna Ghammam, Sylvain Duquesne, Mohsen Machhout, Hassan Yousif Ahmed. High speed and efficient area optimal ate pairing processor implementation over BN and BLS12 curves on FPGA. Microprocessors and Microsystems, 61:227-241, 2018. [doi]

No reviews for this publication, yet.