Mehrdad Shahriari, Farid N. Najm. A gate-level timing model for SOI circuits. In Proceedings of the 2001 8th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2001, Malta, September 2-5, 2001. pages 795-798, IEEE, 2001. [doi]
Abstract is missing.