Taha Shahroodi, Siavash Bayat Sarmadi, Hatameh Mosanaei-Boorani. Low-Latency Double Point Multiplication Architecture Using Differential Addition Chain Over $GF(2^m)$. IEEE Trans. on Circuits and Systems, 66-I(4):1465-1473, 2019. [doi]
No references recorded for this publication.
No citations of this publication recorded.