A System Design Methodology for Reducing System Integration Time and Facilitating Modular Design Verification

Lesley Shannon, Blair Fort, Samir Parikh, Arun Patel, Manuel SaldaƱa, Paul Chow. A System Design Methodology for Reducing System Integration Time and Facilitating Modular Design Verification. In Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006. pages 1-6, IEEE, 2006. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: