Reduction of the Weight-Decay Rate of Volatile Memory Synapses in an Analog Hardware Neural Network for Accurate and Scalable On-Chip Learning - researchr publication

researchr

You are not signed in
Sign in
Sign up

Janak Sharda, Nilabjo Dey, Ankesh Jain, Debanjan Bhowmik. Reduction of the Weight-Decay Rate of Volatile Memory Synapses in an Analog Hardware Neural Network for Accurate and Scalable On-Chip Learning. In Thomas E. Potok, Catherine D. Schuman, editors, Proceedings of the International Conference on Neuromorphic Systems, ICONS 2020, Oak Ridge, Tennessee, USA, July, 2020. ACM, 2020. [doi]

Abstract is missing.

runs on WebDSL