Verilog - A compact model of a ME-MTJ based XNOR/NOR gate - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Nishtha Sharma, Andrew Marshall, Jonathan Bird. Verilog - A compact model of a ME-MTJ based XNOR/NOR gate. In IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2017, Newport, RI, USA, July 25-26, 2017. pages 162-167, IEEE, 2017. [doi]

This author has not been identified. Look up 'Nishtha Sharma' in GoogleThis author has not been identified. Look up 'Andrew Marshall' in GoogleThis author has not been identified. Look up 'Jonathan Bird' in Google

runs on WebDSL