Low-Latency and Reconfigurable VLSI-Architectures for Computing Eigenvalues and Eigenvectors Using CORDIC-Based Parallel Jacobi Method - researchr publication

researchr

You are not signed in
Sign in
Sign up

Rahul Sharma, Rahul Shrestha, Satinder K. Sharma. Low-Latency and Reconfigurable VLSI-Architectures for Computing Eigenvalues and Eigenvectors Using CORDIC-Based Parallel Jacobi Method. IEEE Trans. VLSI Syst., 30(8):1020-1033, 2022. [doi]

Abstract is missing.

runs on WebDSL