Multi-Valued Logic Pass Gate Network Using Neuron-MOS Transistors

Jing Shen, Motoi Inaba, Koichi Tanno, Okihiko Ishizuka. Multi-Valued Logic Pass Gate Network Using Neuron-MOS Transistors. In ISMVL. pages 15-20, 2000. [doi]

Abstract

Abstract is missing.