Novel high-speed reconfigurable FPGA architectures for EMD-based image steganography

K. Sathish Shet, A. R. Aswath, M. C. Hanumantharaju, Xiao Zhi Gao. Novel high-speed reconfigurable FPGA architectures for EMD-based image steganography. Multimedia Tools Appl., 78(13):18309-18338, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.