Yoshiya Shikama, Ryuta Kawano, Hiroki Matsutani, Hideharu Amano, Yusuke Nagasaka, Naoto Fukumoto, Michihiro Koibuchi. A traffic-aware memory-cube network using bypassing. Microprocessors and Microsystems, 90:104471, April 2022. [doi]
Abstract is missing.