Floorplanning challenges in early chip planning

Jeonghee Shin, John A. Darringer, Guojie Luo, Merav Aharoni, Alexey Lvov, Gi-Joon Nam, Michael B. Healy. Floorplanning challenges in early chip planning. In IEEE 24th International SoC Conference, SOCC 2011, Taipei, Taiwan, September 26-28, 2011. pages 388-393, IEEE, 2011. [doi]

Authors

Jeonghee Shin

This author has not been identified. Look up 'Jeonghee Shin' in Google

John A. Darringer

This author has not been identified. Look up 'John A. Darringer' in Google

Guojie Luo

Identified as Guojie Luo

Merav Aharoni

This author has not been identified. Look up 'Merav Aharoni' in Google

Alexey Lvov

This author has not been identified. Look up 'Alexey Lvov' in Google

Gi-Joon Nam

This author has not been identified. Look up 'Gi-Joon Nam' in Google

Michael B. Healy

This author has not been identified. Look up 'Michael B. Healy' in Google