Design and implementation of an embedded 512KB level 2 cache subsystem

Jinuk Luke Shin, Bruce Petrick, Howard Levy, Jinseung Son, Mandeep Singh, Vikas Mathur, Jung-Cheng Yeh, Heesung Choi, Vishal Gupta, Tom Ziaja, Ana Sonia Leon. Design and implementation of an embedded 512KB level 2 cache subsystem. In Proceedings of the IEEE 2004 Custom Integrated Circuits Conference, CICC 2004, Orlando, FL, USA, October 2004. pages 349-352, IEEE, 2004. [doi]

Authors

Jinuk Luke Shin

This author has not been identified. Look up 'Jinuk Luke Shin' in Google

Bruce Petrick

This author has not been identified. Look up 'Bruce Petrick' in Google

Howard Levy

This author has not been identified. Look up 'Howard Levy' in Google

Jinseung Son

This author has not been identified. Look up 'Jinseung Son' in Google

Mandeep Singh

This author has not been identified. Look up 'Mandeep Singh' in Google

Vikas Mathur

This author has not been identified. Look up 'Vikas Mathur' in Google

Jung-Cheng Yeh

This author has not been identified. Look up 'Jung-Cheng Yeh' in Google

Heesung Choi

This author has not been identified. Look up 'Heesung Choi' in Google

Vishal Gupta

This author has not been identified. Look up 'Vishal Gupta' in Google

Tom Ziaja

This author has not been identified. Look up 'Tom Ziaja' in Google

Ana Sonia Leon

This author has not been identified. Look up 'Ana Sonia Leon' in Google