Design and implementation of an embedded 512-KB level-2 cache subsystem

Jinuk Luke Shin, Bruce Petrick, Mandeep Singh, Ana Sonia Leon. Design and implementation of an embedded 512-KB level-2 cache subsystem. J. Solid-State Circuits, 40(9):1815-1820, 2005. [doi]

Abstract

Abstract is missing.