The following publications are possibly variants of this publication:
- A 40 nm 16-Core 128-Thread SPARC SoC ProcessorJinuk Luke Shin, Dawei Huang, Bruce Petrick, Changku Hwang, Kenway Tam, Alan Smith, Ha Pham, Hongping Li, Timothy Johnson, Francis Schumacher, Ana Sonia Leon, Allan Strong. jssc, 46(1):131-144, 2011. [doi]
- 3.6GHz 16-core SPARC SoC processor in 28nmJason Hart, Steve Butler, Hoyeol Cho, Yuefei Ge, Gregory Gruber, Dawei Huang, Changku Hwang, Daisy Jian, Timothy Johnson, Georgios Konstadinidis, Lance Kwong, Robert Masleid, Umesh Nawathe, Aparna Ramachandran, Yongning Sheng, Jinuk Luke Shin, Sebastian Turullols, Zuxu Qin, King Yen. isscc 2013: 48-49 [doi]
- A 3.6 GHz 16-Core SPARC SoC Processor in 28 nmJason Hart, Hoyeol Cho, Yuefei Ge, Gregory Gruber, Dawei Huang, Changku Hwang, Daisy Jian, Timothy Johnson, Georgios Konstadinidis, Venkatram Krishnaswamy, Lance Kwong, Robert Masleid, Rakesh Mehta, Umesh Nawathe, Aparna Ramachandran, Harikaran Sathianathan, Yongning Sheng, Jinuk Luke Shin, Sebastian Turullols, Zuxu Qin, King C. Yen. jssc, 49(1):19-31, 2014. [doi]
- Design for testability features of the SUN microsystems niagara2 CMP/CMT SPARC chipRobert F. Molyneaux, Thomas A. Ziaja, Hong Kim, Shahryar Aryani, Sungbae Hwang, Alex Hsieh. itc 2007: 1-8 [doi]
- The next-generation 64b SPARC core in a T4 SoC processorJinuk Luke Shin, Heechoul Park, Hongping Li, Alan Smith, Youngmoon Choi, Harikaran Sathianathan, Sudesna Dash, Sebastian Turullols, Song Kim, Robert Masleid, Georgios Konstadinidis, Robert T. Golla, Mary Jo Doherty, Greg Grohoski, Curtis McAllister. isscc 2012: 60-62 [doi]
- The Next Generation 64b SPARC Core in a T4 SoC ProcessorJinuk Luke Shin, Robert T. Golla, Hongping Li, Sudesna Dash, Youngmoon Choi, Alan Smith, Harikaran Sathianathan, Mayur Joshi, Heechoul Park, Mohamed Elgebaly, Sebastian Turullols, Song Kim, Robert Masleid, Georgios Konstadinidis, Mary Jo Doherty, Greg Grohoski, Curtis McAllister. jssc, 48(1):82-90, 2013. [doi]