Incremental logic synthesis through gate logic structure identification

T. Shinsha, T. Kubo, Y. Sakataya, J. Koshishita, K. Ishihara. Incremental logic synthesis through gate logic structure identification. In DAC. pages 391-397, 1986. [doi]

Abstract

Abstract is missing.