A One-Chip Scalable 8 * 8 ATM Switch LSI Employing Shared Buffer Architecture - researchr publication

researchr

You are not signed in
Sign in
Sign up

Yasuro Shobatake, Masahiko Motoyama, Emiko Shobatake, Takashi Kamitake, Shoichi Shimizu, Makoto Noda, Kenji Sakaue. A One-Chip Scalable 8 * 8 ATM Switch LSI Employing Shared Buffer Architecture. IEEE Journal on Selected Areas in Communications, 9(8):1248-1254, 1991.

Abstract is missing.

runs on WebDSL