Design and Implementation of a High Speed MAP Decoder Architecture for Turbo Decoding

Rahul Shrestha, Roy Paily. Design and Implementation of a High Speed MAP Decoder Architecture for Turbo Decoding. In 26th International Conference on VLSI Design and 12th International Conference on Embedded Systems, Pune, India, January 5-10, 2013. pages 86-91, IEEE, 2013. [doi]

Abstract

Abstract is missing.