FPGA accelerated multipliers over binary composite fields constructed via low hamming weight irreducible polynomials

Chang Shu, Soonhak Kwon, Kris Gaj. FPGA accelerated multipliers over binary composite fields constructed via low hamming weight irreducible polynomials. IET Computers & Digital Techniques, 2(1):6-11, 2008. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.