Retiming scan circuit to eliminate timing penalty

Ozgur Sinanoglu, Vishwani D. Agrawal. Retiming scan circuit to eliminate timing penalty. In 13th Latin American Test Workshop, LATW 2012, Quito, Ecuador, April 10-13, 2012. pages 1-6, IEEE Computer Society, 2012. [doi]

Abstract

Abstract is missing.