On optimizing VLSI testing for product quality using die-yield prediction

Adit D. Singh, C. Mani Krishna. On optimizing VLSI testing for product quality using die-yield prediction. IEEE Trans. on CAD of Integrated Circuits and Systems, 12(5):695-709, 1993. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.