A time borrowing selectively clocked skewed logic for high-performance circuits in scaled technologies

Naran Sirisantana, Kaushik Roy 0001. A time borrowing selectively clocked skewed logic for high-performance circuits in scaled technologies. In José E. Franca, Rudolf Koch, editors, ESSCIRC 2003 - 29th European Solid-State Circuits Conference, Estoril, Portugal, September 16-18, 2003. pages 181-184, IEEE, 2003. [doi]

Authors

Naran Sirisantana

This author has not been identified. Look up 'Naran Sirisantana' in Google

Kaushik Roy 0001

This author has not been identified. Look up 'Kaushik Roy 0001' in Google