Mukund Sivaraman, Shail Aditya. Cycle-time aware architecture synthesis of custom hardware accelerators. In Shuvra S. Bhattacharyya, Trevor N. Mudge, Wayne Wolf, Ahmed Amine Jerraya, editors, Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2002, Greenoble, France, October 8-11, 2002. pages 35-42, ACM, 2002. [doi]
@inproceedings{SivaramanA02,
title = {Cycle-time aware architecture synthesis of custom hardware accelerators},
author = {Mukund Sivaraman and Shail Aditya},
year = {2002},
doi = {10.1145/581630.581637},
url = {http://doi.acm.org/10.1145/581630.581637},
tags = {architecture, context-aware},
researchr = {https://researchr.org/publication/SivaramanA02},
cites = {0},
citedby = {0},
pages = {35-42},
booktitle = {Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2002, Greenoble, France, October 8-11, 2002},
editor = {Shuvra S. Bhattacharyya and Trevor N. Mudge and Wayne Wolf and Ahmed Amine Jerraya},
publisher = {ACM},
isbn = {1-58113-575-0},
}