Mukund Sivaraman, Shail Aditya. Cycle-time aware architecture synthesis of custom hardware accelerators. In Shuvra S. Bhattacharyya, Trevor N. Mudge, Wayne Wolf, Ahmed Amine Jerraya, editors, Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2002, Greenoble, France, October 8-11, 2002. pages 35-42, ACM, 2002. [doi]
No references recorded for this publication.
No citations of this publication recorded.