Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits

Scott C. Smith. Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits. IEEE Trans. VLSI Syst., 15(6):672-683, 2007. [doi]

Abstract

Abstract is missing.