Reducing memory access latency with asymmetric DRAM bank organizations

Young Hoon Son, O. Seongil, Yuhwan Ro, Jae W. Lee, Jung Ho Ahn. Reducing memory access latency with asymmetric DRAM bank organizations. In Avi Mendelson, editor, The 40th Annual International Symposium on Computer Architecture, ISCA'13, Tel-Aviv, Israel, June 23-27, 2013. pages 380-391, ACM, 2013. [doi]

Authors

Young Hoon Son

This author has not been identified. Look up 'Young Hoon Son' in Google

O. Seongil

This author has not been identified. Look up 'O. Seongil' in Google

Yuhwan Ro

This author has not been identified. Look up 'Yuhwan Ro' in Google

Jae W. Lee

This author has not been identified. Look up 'Jae W. Lee' in Google

Jung Ho Ahn

This author has not been identified. Look up 'Jung Ho Ahn' in Google