The following publications are possibly variants of this publication:
- Achieving the Performance of All-Bank In-DRAM PIM With Standard Memory Interface: Memory-Computation DecouplingYoonah Paik, Chang-Hyun Kim, Won Jun Lee, Seon Wook Kim. access, 10:93256-93272, 2022. [doi]
- SALAD: Achieving Symmetric Access Latency with Asymmetric DRAM ArchitectureYoung Hoon Son, Hyunyoon Cho, Yuhwan Ro, Jae W. Lee, Jung Ho Ahn. cal, 16(1):76-79, 2017. [doi]
- ChargeCache: Reducing DRAM latency by exploiting row access localityHasan Hassan, Gennady Pekhimenko, Nandita Vijaykumar, Vivek Seshadri, Donghyuk Lee, Oguz Ergin, Onur Mutlu. hpca 2016: 581-593 [doi]
- Adaptive Linear Address Map for Bank Interleaving in DRAMsJae Young Hur, Sang Woo Rhim, Beom Hak Lee, Wooyoung Jang. access, 7:129604-129616, 2019. [doi]