The following publications are possibly variants of this publication:
- A 0.13-µm CMOS 6 Gb/s/pin Memory Transceiver Using Pseudo-Differential Signaling for Removing Common-Mode Noise Due to SSNKyung-Soo Ha, Lee-Sup Kim, Seung-Jun Bae, Kwang-Il Park, Joo-Sun Choi, Young-Hyun Jun, Kinam Kim. jssc, 44(11):3146-3162, 2009. [doi]
- 2.6 A 5.67mW 9Gb/s DLL-based reference-less CDR with pattern-dependent clock-embedded signaling for intra-panel interfaceDong Hoon Baek, Byungsub Kim, Hong June Park, Jae-Yoon Sim. isscc 2014: 48-49 [doi]