A 200 MHz register-based wave-pipelined 64 M synchronous DRAM

Ho-Jun Song, Jung Pill Kim, Jae-Jin Lee, Jong-Hoon Oh, Seung-Han Ahn, Inseok Hwang. A 200 MHz register-based wave-pipelined 64 M synchronous DRAM. J. Solid-State Circuits, 32(1):92-99, 1997. [doi]

Abstract

Abstract is missing.