A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Annachiara Spagnolo, Bob Verbruggen, Stefano D'Amico, Piet Wambacq. A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS. In ESSCIRC 2014 - 40th European Solid State Circuits Conference, Venice Lido, Italy, September 22-26, 2014. pages 75-78, IEEE, 2014. [doi]

This author has not been identified. Look up 'Annachiara Spagnolo' in GoogleThis author has not been identified. Look up 'Bob Verbruggen' in GoogleThis author has not been identified. Look up 'Stefano D'Amico' in GoogleThis author has not been identified. Look up 'Piet Wambacq' in Google

runs on WebDSL