Robert B. Hitchcock Sr.. Partitioning of logic graphs: A theoretical analysis of pin reduction. In Ralph J. Preiss, editor, Proceedings of the 7th Design Automation Workshop, DAC '70, San Francisco, California, USA, June 22-25, 1970. pages 54-63, ACM, 1970. [doi]
Abstract is missing.