Region based cache coherence for tiled MPSoCs

Akshay Srivatsa, Sven Rheindt, Thomas Wild, Andreas Herkersdorf. Region based cache coherence for tiled MPSoCs. In Massimo Alioto, Hai Helen Li, Jürgen Becker, Ulf Schlichtmann, Ramalingam Sridhar, editors, 30th IEEE International System-on-Chip Conference, SOCC 2017, Munich, Germany, September 5-8, 2017. pages 286-291, IEEE, 2017. [doi]

Authors

Akshay Srivatsa

This author has not been identified. Look up 'Akshay Srivatsa' in Google

Sven Rheindt

This author has not been identified. Look up 'Sven Rheindt' in Google

Thomas Wild

This author has not been identified. Look up 'Thomas Wild' in Google

Andreas Herkersdorf

This author has not been identified. Look up 'Andreas Herkersdorf' in Google