Mario Stefanoni. Static analysis for VHDL model evaluation. In Jean Mermet, editor, Proceedings EURO-DAC 94, European Design Automation Conference, Grenoble, France, September 19-22, 1994. pages 586-591, IEEE Computer Society, 1994. [doi]
Abstract is missing.