Albrecht P. Stroele. Bit Serial Pattern Generation and Response Compaction Using Arithmetic Functions. In 16th IEEE VLSI Test Symposium (VTS 98), 28 April - 1 May 1998, Princeton, NJ, USA. pages 78-85, IEEE Computer Society, 1998. [doi]
No references recorded for this publication.
No citations of this publication recorded.