AEGIS: architecture for tamper-evident and tamper-resistant processing

G. Edward Suh, Dwaine E. Clarke, Blaise Gassend, Marten van Dijk, Srinivas Devadas. AEGIS: architecture for tamper-evident and tamper-resistant processing. In Utpal Banerjee, Kyle Gallivan, Antonio González, editors, Proceedings of the 17th Annual International Conference on Supercomputing, ICS 2003, San Francisco, CA, USA, June 23-26, 2003. pages 160-171, ACM, 2003. [doi]

Abstract

Abstract is missing.