Test Architecture for Fine Grained Capture Power Reduction

Yi Sun, Hui Jiang, Lakshmi Ramakrishnan, Matan Segal, Kundan Nepal, Jennifer Dworak, Theodore W. Manikas, R. Iris Bahar. Test Architecture for Fine Grained Capture Power Reduction. In 26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019, Genoa, Italy, November 27-29, 2019. pages 558-561, IEEE, 2019. [doi]

Authors

Yi Sun

This author has not been identified. Look up 'Yi Sun' in Google

Hui Jiang

This author has not been identified. Look up 'Hui Jiang' in Google

Lakshmi Ramakrishnan

This author has not been identified. Look up 'Lakshmi Ramakrishnan' in Google

Matan Segal

This author has not been identified. Look up 'Matan Segal' in Google

Kundan Nepal

This author has not been identified. Look up 'Kundan Nepal' in Google

Jennifer Dworak

This author has not been identified. Look up 'Jennifer Dworak' in Google

Theodore W. Manikas

This author has not been identified. Look up 'Theodore W. Manikas' in Google

R. Iris Bahar

This author has not been identified. Look up 'R. Iris Bahar' in Google