Low Power Gate Resizing of Combinational Circuits by Buffer-Redistribution

Vijay Sundararajan, Keshab K. Parhi. Low Power Gate Resizing of Combinational Circuits by Buffer-Redistribution. In 18th Conference on Advanced Research in VLSI (ARVLSI 99), 21-24 March 1999, Atlanta, GA, USA. pages 170-185, IEEE Computer Society, 1999. [doi]

Authors

Vijay Sundararajan

This author has not been identified. Look up 'Vijay Sundararajan' in Google

Keshab K. Parhi

This author has not been identified. Look up 'Keshab K. Parhi' in Google