Variation Aware Design of Post-Silicon Tunable Clock Buffer

Vikram B. Suresh, Wayne P. Burleson. Variation Aware Design of Post-Silicon Tunable Clock Buffer. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2014, Tampa, FL, USA, July 9-11, 2014. pages 1-6, IEEE, 2014. [doi]

Authors

Vikram B. Suresh

This author has not been identified. Look up 'Vikram B. Suresh' in Google

Wayne P. Burleson

This author has not been identified. Look up 'Wayne P. Burleson' in Google