Application of Alpha Power Law Models to PLL Design Methodology - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

B. Suresh, V. Visvanathan, R. S. Krishnan, H. S. Jamadagni. Application of Alpha Power Law Models to PLL Design Methodology. In 18th International Conference on VLSI Design (VLSI Design 2005), with the 4th International Conference on Embedded Systems Design, 3-7 January 2005, Kolkata, India. pages 768-773, IEEE Computer Society, 2005. [doi]

This author has not been identified. Look up 'B. Suresh' in GoogleThis author has not been identified. Look up 'V. Visvanathan' in GoogleThis author has not been identified. Look up 'R. S. Krishnan' in GoogleThis author has not been identified. Look up 'H. S. Jamadagni' in Google

runs on WebDSL