Pianissimo: A Sub-mW Class DNN Accelerator with Progressive Bit-by-Bit Datapath Architecture for Adaptive Inference at Edge - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Junnosuke Suzuki, Jaehoon Yu, Mari Yasunaga, Ángel López García-Arias, Yasuyuki Okoshi, Shungo Kumazawa, Kota Ando, Kazushi Kawamura, Thiem Van Chu, Masato Motomura. Pianissimo: A Sub-mW Class DNN Accelerator with Progressive Bit-by-Bit Datapath Architecture for Adaptive Inference at Edge. In 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan, June 11-16, 2023. pages 1-2, IEEE, 2023. [doi]

This author has not been identified. Look up 'Junnosuke Suzuki' in GoogleThis author has not been identified. Look up 'Jaehoon Yu' in GoogleThis author has not been identified. Look up 'Mari Yasunaga' in GoogleThis author has not been identified. Look up 'Ángel López García-Arias' in GoogleThis author has not been identified. Look up 'Yasuyuki Okoshi' in GoogleThis author has not been identified. Look up 'Shungo Kumazawa' in GoogleThis author has not been identified. Look up 'Kota Ando' in GoogleThis author has not been identified. Look up 'Kazushi Kawamura' in GoogleThis author has not been identified. Look up 'Thiem Van Chu' in GoogleThis author has not been identified. Look up 'Masato Motomura' in Google

runs on WebDSL